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[INTELLIGENT TACTICAL VEST] 
[The Intelligent Tactical Vest project is an attempt at solving the crucial issue of police officers 
becoming injured in the line of duty without the ability to call for help. The system is designed to 
collect data relevant to the health status of officers using a device built into ballistic vests and 
process that data into a usable form in order to transmit it to relevant responders.] 
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I. Introduction 
 
The Intelligent Tactical Vest MQP is a project that deals with the design of a system for 
improving mortality rates among wearers of ballistic vests. The project achieves this purpose by 
using a sensor grid attached to a ballistic vest or its plates to gather data at each impact, data 
which will then be stored and then used in trilateration calculations to determine the position on 
the vest of any impacts, be they from gun shots, stab attempts, or blunt force trauma. Ultimately, 
this information is useful in improving mortality rates because the project could be expanded to 
include a way to transmit it to appropriate responders such as emergency medical services if the 
vest is worn by police officers or field medics if it is worn by soldiers. Other potential system 
components that could further the project’s goal but that were not implemented are using sensor 
data to determine impact type, adding sensors for detecting vitals, and tracking the user with 
GPS. 
The project initially tested various types of sensors such as resistive plates, microphones, and 
piezoelectric strips to determine which sensor would best fit the design's goals. For this purpose, 
simple test circuits were developed which provided an analog to digital converter with 
appropriate voltage versus time signals. At the same time, an FPGA was set up to efficiently 
store the data in a manner usable by the team for analysis. 
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II. Project Goals 
This project's goals were divided into goals the team could finish during the year assigned to the 
project, and goals that would make the project better but were not feasibly achievable in the 
limited time period available. Also, at the start of the project, the achievable goals were split up 
into immediate goals achievable in the early project stages and long term goals achievable during 
the project's entire length. 
 
A. Unfeasible Goals 
As mentioned in the introduction, the purpose of the vest system is to store information so that 
the information can be sent to some sort of responder, such as paramedics for police officers and 
field medics for military use. This transmitting of information goal is complex enough on its own 
that it would take up all of the project’s time and was therefore excluded as unfeasible. Another 
goal taken out due to its complexity is the GPS localization of the vest wearer. 
 
B. Short Term Goals 
Early in the project, the team was focusing on testing the feasibility of various sensors and on 
setting up an FPGA to collect data for later analysis. For these purposes, the team decided to 
initially split itself up in order to cover four different aspects of the project: testing apparatus 
design, analog circuitry design, memory interface design, and core design. 
 [2011]   [INTELLIGENT TACTICAL VEST] 
 
Worcester Polytechnic Institute | II. Project Goals  7 
 
During this stage, various types of accelerometers, piezoelectric strips, and microphones were 
individually tested in order to find out what sort of gain is needed for each sensor. Since the 
piezoelectric devices, accelerometers, and microphones provide a similar voltage signal, a single 
design can be used to test all of these sensors. However, the magnitudes of the signals are vastly 
different since microphones are expected to output very low voltages, piezoelectrics output very 
high voltages, and accelerometers somewhere in between. All sensor signals needed to be 
amplified or decreased into a range from zero to as close as possible to the ADC's maximum 
input to get as clear a picture as possible. The simplest design that can achieve this is connecting 
each sensor to an ADC input through a gain stage that can be changed depending on which type 
of sensor is being tested at the time.  
At the same time, analog-to-digital converters were researched and requested. Then initial 
VHDL programs to poll the ADC and store the output of the ADC were written. Finally, the 
design needed a way to communicate with the Nexys2 board through RS232 and pull the 
information stored from the ADC. 
 
C. Long Term Goals 
After the short term goals above were accomplished, the team moved on to working on the 
yearlong goals. Using the data collected from the system designed in B term, the location and the 
type of the injury could be calculated and stored as data potentially transmittable to responders. 
Sections of the overall system could also be implemented to detect whether or not the detected 
blow penetrated the vest and to detect relevant vital signs. 
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III. Background Research 
Background Research was a critical process which was necessary before building any kind of 
device. Background research for the intelligent vest involved searching for prior art, officer 
assaults, medical background, and potential system implementations.  
 
A. Prior Art 
Prior art is an important tool in the development process. It saves a lot of time by allowing us to 
see areas of investigation and research done by others. Prior art research for the intelligent vest 
involved finding products created for the specific purpose of injury localization and vital sign 
monitoring.  
The previous art on impact detection is important because they contain information on how 
different concepts were setup, an abundance of data, and reasons why inventors chose different 
features of their concepts. The ballistic impact detection system offered similar ideas to 
ours using piezoelectric sensors and acoustic sensors. The piezoelectric sensors are placed on the 
front of the body and are used to detect force applied to the body, and the acoustic sensors are 
placed on the front of the body and are able to detect whether the impact occurred on the right, 
left, or center of the body. The Ballistic impact sensing and display system is an excellent 
concept of impact localization if we implement piezoelectric sensors in a grid array. 
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1. Impact helmet – Northeastern University  
There is another project in progress at northeastern university which has a similar function to this 
project. It is a helmet which is capable of impact detection and relaying information in the form 
of a message on an LCD. The purpose of the helmet is to detect severity of injuries on the head 
from snowboarding/skiing incidents to alert first responders of the significance of the damage.  
Unfortunately it is not revealed how the helmet functions in order to perform the impact 
detection and any assumptions would be baseless. However, the impact helmet is basically a 
helmet version of what the intelligent vest is out to accomplish, that is to detect, localize, and 
report the severity of the injury on the body. From the success of the Impact Helmet project we 
can derive that it is possible to localize and report injury, and it will be possible to detect and 
localize bullet impact.  
 
2. Helmet Impact Sensor – Shock SpotR  
The Shok SpotR is an interesting product which is calibrated to detect if a helmet has been 
damaged from impact. It is essentially an accelerometer which detects sudden changes in 
acceleration. If the change is significant enough it sets of an alert to make the user aware of 
possible damage to the helmet, or even the head.  
The product is marketed as being useful because of the inability to necessarily see observable 
damage to a helmet after an impact. This alerts users that the impact was significant enough, and 
there is potential significant damage to the helmet. This shows that accelerometers could be used 
to determine various kinds of impacts on the person wearing the vest. For example, one could 
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record the sudden change in acceleration after an automobile impact, and post acceleration to 
determine whether the impact was fatal.    
 
3. Real-Time impact detection and Object Discrimination for Pedestrian Protection  
This is currently a project which is in progress by Andrew C. Kim sponsored by the BMW 
automotive group. The project uses several sensors in the bumper of the car to determine impact 
and take impulse measurements. Utilizing the different frequency responses of various objects 
hitting the bumper/sensor and the pressures measure an algorithm is able to compare the data 
from the impact to previously stored calibration data to determine what type of an object it is.  
Real-time impact detection is the primary purpose of the intelligent vest, and it is what is 
necessary determine the types of impact on the vest. This will however require much calibration 
in order to have the right base data to compare impact data with. However, this does seem like a 
simple method for determining different types of impact. Implementing this idea would require 
much calibration to different types of bullets, knives, and other impacts, and then storing the 
impulse data in the microcontroller, and upon impact checking the impulse response of the 
impact to that of those stored to determine exact impact type.     
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 4. Ballistic Impact Detection System - US patent # 7660692: 
Detects vibration with piezoelectric film sensing elements and measures the frequency and 
amplitude characteristics to determine injury. Two sound sensors are also placed on the body to 
“register high-energy acoustic signatures produced by ballistic impacts.” 
 
 5. Ballistic impact sensing and display system - US patent # 4305142: 
This device detects the location of a ballistic impact using sensors arranged in a grid. The sensors 
then pick up on the shock wave generated by the ballistic impact and then the location can be 
calculated depending on the time each of the sensors is activated. 
 
B. Medical Background Research 
 
In order to determine the future medical capabilities of the tactical vest, research was conducted 
on prior art. This research will provide with important features that should be incorporated in the 
product and market value for this product. It would be beneficial to determine which features 
apply to this product. According to EMT guidelines, the most important things to check on a 
victim that has suffered a bullet wound are the air ways and respiration of the victim, and 
checking blood circulation. An examination of prior art shows that most of the portable 
equipment used to measure vitality measures , heart rate, and O2 count, while a minority of these 
devices have plethysmograph capabilities.  
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1. Polar RS100  
The Polar RS100 is a device used for improving physical fitness by monitoring various vital 
signs. Most of these health monitoring tools have a general subset of features, some have 
features that make them stand out from the rest of the market. Some of the more standard 
features found in training monitors include heart rate and HRmax. One of the unique features this 
monitor has, however, is the automatic age-based target zone (bpm / %) which gives an expected 
heart rate of an individual. The measurement of maximum heart rate can be used as a warning 
sign for the observing paramedics and the user.  
 
2. Timex Ironman Race Trainer Heart Rate Monitor  
This heart rate trainer is very similar to the Polar RS100 but has very unique features which 
include the capabilities of measuring the recovery heart rate your heart rate after a strenuous 
activity, during or after your workout. It is also capable of protecting your data from cross talk 
with other heart rate monitors and electronic interference from exercise equipment. It also has a 
water-resistant hatch in heart rate sensor accommodates quick and easy battery changes. The 
most important feature to potentially include in the project would be the cross talk protection, as 
it would reduce the error rate of the actual measurements. Also it would be wise to create a 
product that is easily maintainable.  
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3. Pulse Oximeter LM-800  
There are two main types of oximeters: light sensor oximiters and plate oximiters. The Pulse 
Oximeter LM-800 is of the first type. This type of oximeter is usually placed on the finger and 
measures SpO2 value and pulse rate. This particular oximeter also has an auto shut-off after idle 
for 8 seconds and a low voltage indicator.  
 
4. PDA cortex Life Shirt  
The PDA cortex Life Shirt is a similar type of product that the medical aspect of this project is 
attempting to replicate. Its main purpose is far different from the original vision for this project. 
The Life Shirt is designed to reduce doctor visits of patients under medical trials. The product is 
capable of measuring pulse, blood oxygen, blood pressure, and temperature. The only thing 
differentiating the life shirt from other forms of fitness equipment would be is its capability to 
measure temperature.  It would be wise to incorporate this feature into the vest, because of the 
correlation between loss of blood pressure and temperature. 
 
5. Piezoelectric Film Sensor  
An alternative to PPG sensors or oximeters would be to use piezoelectric film sensors to capture 
arterial wave pulses. The experiment is focused in three directions, the reduction of noise in 
arterial pulse signals, different configurations, and sensitivity of the sensor. The experiment 
results concluded that the pressure of the sensor on the skin does reduce the amount of noise 
measured by the device. This is an important idea to keep in place because if the sensors are 
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embedded on the vest they won’t be a vast amount of pressure between the skin and the sensor. 
Another important premise to take from the experiment would be that of the placement of the 
sensors is also proportional to the amount noise the system measures.  
 
6. Cuff-less PPG-Based Blood Pressure Monitor  
Another alternative to piezoelectric film would be to use photoplethysmograph sensors capable 
of measuring arterial pressure, which can be used to measure the uses blood pressure. The 
referenced article goes into great detail on the methodologies used to measure blood pressure in a 
noninvasive manner. The article mentions the use of Oscillometry, and height sensors utilizing 
accelerometers as well as the mathematics involved in the calculation of the resulting blood 
pressure.  
 
7. Interview with Professor Mendelson  
Yitzhak Mendelson is an associate professor at WPI and has a PhD in biomedical engineering 
from Case Western Reserve University.  Professor Mendelson is one of the leading researchers 
in Biosensors, microcomputer-based biomedical instrumentation and noninvasive blood gas 
monitoring. His particular background provides valuable information due to his expertise in the 
biomedical sensor field and is the reason an interview with him was conducted. 
During the meeting with Professor Mendelson, various technologies were discussed that may be 
used to measure important vital signs. He also discussed which vital signs are important when 
one is victim of a gunshot wound. According to the professor, the important vital signs to 
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measure are heart rate, blood oxygen count, and blood pressure. However he did state that 
creating a non-invasive method for measuring one’s blood pressure is difficult enough to create 
in a Biomedical Engineering Major Qualifying Project. We also discussed various types of 
oximeters and locations on the body which would be appropriate to measure O2 in areas where 
the vests would cover. Professor Mendelson suggested the use of reflective oximeters which are 
used on foreheads and experiment to see if we can get similar results in the sternum and the 
cervical vertebrae. Lastly the issue of measuring the user’s heart rate was discussed, he suggested 
we modify some of the health monitoring equipment and apply it in our project. Another 
important tip the professor gave was to measure electro cardiogram instead of heart rate as the 
EKG gives more information to the paramedics. 
 
C. Officer Assault Statistics  
In order to see how the vest system could impact the target market, statistics of officers assaulted 
in the line of duty were looked into, specifically instances where a faster response time would 
have helped the officer survive. The major source for this research was the Federal Bureau of 
Investigation's database. The Federal Bureau of Investigation has a large database of statistics 
with regards to officer assaults that may have resulted in injury or death. The statistics are 
divided into the categories of officers that were killed feloniously, officers killed accidentally, 
and officers assaulted. The most recent data is drawn from 2008, with 518 120 officers serving 
226 million people, almost 75% of the population, making for an excellent sample size 
nationally. The database also has data from the year 1999 onward. 
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1. Officers Assaulted 
Out of all assaulted officers in 2008, 26.1% were injured. The FBI separates the method of 
assault in the categories of attacks with personal weapons (hands, feet, etc.), knives or cutting 
instruments, firearms, and other dangerous weapons. The highest injury rate is from personal 
weapons at 27.8%, followed by 22.6% from other dangerous weapons, 13.4% from knives or 
cutting instruments, and 8.4% from firearms.  
 
2. Officers Killed Accidentally 
The number of officer deaths in much smaller than the raw number of assaults and are presented 
by the FBI directly instead of as percentages. 68 officers died accidentally in 2008: 
"...39 died as a result of automobile accidents. Thirteen officers were struck by vehicles, 6 
officers died in motorcycle accidents, 2 died in aircraft accidents, and 5 officers died during 
other types of accidents." 
 
3. Officers Feloniously Killed 
Of 41 officers killed feloniously in 2008, 35 were killed by firearms, 2 by bombs, 4 by a vehicle, 
and none by personal weapons, blunt objects or knives and cutting objects. Thirty-six of these 
officers were wearing their vests.  
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Of the 5 officers that had their weapon stolen, only 1 was killed with it. However, the FBI 
reports that 3 officers were killed with their own weapon despite it not being stolen from the 
officer.  
Out of the 36 cases where officers were feloniously killed while wearing their ballistic vests, 
very few deaths were caused by the failure of the vest. The majority of cases consists of the 
officer receiving wounds to the head or neck. Some cases that might be considered vest failure 
are: 
 CA officer shot in the chest by a .223 caliber rifle 
 LA officer shot in between the side panels of the vest by a .40 caliber hand gun 
 PA officer shot in the lower abdomen by a 7.62x39mm rifle 
 PA officer shot in the upper torso repeatedly by a .45 caliber hand gun 
The database, however, contains no specific data on why the vest allowed bullet penetration in 
the above cases. In most of the cases mentioned above, officers were shot somewhere outside the 
area covered by the ballistic vest they wore or were killed by something other than firearms, 
making the vital signs detection of our design quite important in detecting injury to the wearer. 
Impact type detection and penetration are still important for the vest failure cases. 
Many times the officers that were shot were accompanied by others that called for emergency 
help, making our system in these cases redundant. Our system is still important in cases where 
the officer was alone such as: 
 the CA officer shot in the chest by a .223 rifle while he was in pursuit of a suspect on foot 
alone 
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 a lone IL officer shot with his own gun while in a struggle with a suspect 
 a LA officer responding to a burglary alone struck by the suspect's truck 
 a LA officer responding to a suspicious person in a strip mall parking lot by herself 
 a NC officer killed during a traffic stop 
 
D. System Concept 
Based on the prior research, a system capable of detecting bullet impacts must be designed. The system 
will need to be able to detect bullet impacts, and determine what type of impact it is. The system also 
needs to be able to store the bullet impact data so that paramedics are able to review impact data. It needs 
to also calculate the location of the bullet impact on the ballistic plate.  
 
Figure III.D.1 – System Concept Diagram 
 
E. Systems Research 
This section deals with the research done on how the entire project could be implemented and the 
components required to do so. First up, the various potential sensors such as load cells, 
Sensors Signal Processing Storage
Localization 
calculations
 [2011]   [INTELLIGENT TACTICAL VEST] 
 
Worcester Polytechnic Institute | III. Background Research  19 
 
accelerometers, and piezoelectrics are discussed, followed by the various requirements of 
components in order for them to fit into the overall system. 
 
1. Load/Force Cells 
A load cell is a transducer that is used to convert force into an electric signal. The conversion is 
indirect and happens in two stages. The strain gauge converts the stress to an electric signal. A 
load cell consists of four strain gauges in a Wheatstone bridge configuration. The electric signal 
is output in a few millivolts which must amplified using an operational amplifier before the 
signal can be used. The signal can be then used by a microcontroller to calculate force or impact.  
There are many different types of load cells available on the market. Unfortunately they have a 
large price tag. One of the cheaper load cells found in the market right now is the Transcell 
Single Beam Cell is $150 dollars which only has a 1000 lb Capacity.  
The Futek FBB300 40 Pound force sensor is a standard load sensor which priced at $90.00 per 
piece. It has a rated output of 2mV/V output. It is 1.25 inches in length, and 0.31 inches wide, 
and is fairly flat. The dimensions of the sensor would make an ideal piece to use as a sensor in 
our detection system. However, the major issue I see with this impact sensor is that it is only 
capable of measuring 40lb of force, and a typical bullet impact results in higher forces.  
When evaluating the need for sensors, we will definitely need a light weight solution. After 
talking to a marine, he has told me that they prefer everything to be light weight, and durable. 
“Marines will find a way to break everything” said Lt. Michael Bailey. The sensors need to be 
very durable because they will need to with stand harsh weather conditions.  
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The figure above from Texas instruments shows a good balance between cost and performance 
which amounts to accuracy is the Surface MM Capacitive sensors. The accelerometer measures 
the force of gravity in g’s. Based on the orientation measurement can be affected, If the 
accelerometer is oriented in a vertical position it will always read at 1g because of gravity’s pull 
on it.   
Accelerometer sensitivity will be important in measuring our bullet impact. Sensitivity of an 
accelerometer is a measure of how much the output of a sensor changes as the input acceleration 
changes. It is measured in Volts/g.  
ܵ݁݊ݏ݅ݐ݅ݒ݅ݐݕ ൌ 	∆ ௢ܸ௨௧∆݃ ൌ 	
௢ܸ௨௧,ାଵ௚	–	 ௢ܸ௨௧,ିଵ௚
2݃  
Rigid mounting is important, utilizing bolts, or double sided tape. During setup loose wires can 
cause false signals, so it’s important secure wires away from the accelerometer to the mounting 
body. Weight of the sensor should be approximately an order of magnitude less than the object 
being measured. A 1 degree tilt in the 0g mounting position creates an output error equivalent to 
a 10 degree tilt in the +1g or -1g positions. 0g is the most sensitive to mounting errors.  
There are several accelerometer applications such as measuring tilt/roll, vibration, vehicle skid 
detection, impact detection, and feedback for active suspension control systems.  
Type IIA armor protects against 8g 9x19mm Parabellum full metal jacket round nose bullets at a 
velocity of 373 m/s +/- 9.1 m/s, and targets struck by such bullets experience about fifty g’s. The 
accelerometer therefore needs to be capable of measuring at least fifty g’s if the design is to meet 
Type IIA expectations.  
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Accelerometers are a practical and affordable option for sensors which can potentially be used as 
a solution to our problem.  
  
3. Piezoelectric Sensors Viability 
The utilization of a piezoelectric sensor to measure velocity, force and localization seem to be 
the most versatile of any sensor we have contemplated with the only major issue brought up in 
any brainstorming session is the actual maximum resolution the piezoelectric sensor could 
actually identify. 
 It is important to know the physical capabilities of a sensor before it’s implemented in a design. 
For this particular application the only important features are the frequency range, maximum 
voltage, the relationship between voltage and size of the sensor and its mechanical strength and 
impact resistance. According to the Measurement Specialties Inc. technical manual on 
piezoelectric film it has a: 
• Wide frequency range—0.001 Hz to 10GHz. 
• Low acoustic impedance—close match to water, human tissue and adhesive systems. 
• High voltage output—10 times higher than piezoelectric ceramics for the same force input. 
• High mechanical strength and impact resistance (10^9—10^10 Pascal modulus). 
• Can be fabricated into unusual designs. 
• Can be glued with commercial adhesives. 
A major concern when discussing what type of sensors to use, is if the sensor will be capable 
(high enough resolution) of measuring at the short time interval of an actual bullet impact. 
According to the Measurement Specialties Piezo Film Sensors Technical Manual the lower the 
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thickness of the piezoelectric film the higher resolution we are capable of measuring and since a 
28um thick film sensor typically has a 40MHz basic half wave resonance, film of similar 
thickness would be adequate. 
According to the same manual, piezoelectric cables are also used in a variety of applications like 
weigh in motion systems used for truck inspection and taxiway sensors for aircraft 
identification.  This cable is interesting because the force that creates the electrical energy is 
applied in a longitudinal stress. 
 
4. Sensor choices 
The sensor which will fit best for the application is the piezoelectric film. Piezoelectric film is typically 
resistant to impact, and would make the best choice for an impact detection application. The sensors are 
responsive to any form of deflection, especially at high speeds, and plate will encounter high amounts of 
deflection during impact. The piezoelectric film is also simple to mount onto the steel plate and can be 
easily moved to any location on it. The choice of using piezoelectric film is also a cost effective choice, as 
it is cheaper than accelerometers which were the secondary choice.   
 
4. Gain Stage Expected Specs 
  
In order to purchase appropriate components, approximations of the voltages produced by our 
sensors when bullets impact the plate of our system were needed. The only way to make sure 
components will satisfy the real world requirements based off of theoretical calculations is to 
assume the worst case scenario when testing the system. For starters, several arrangements were 
considered for the test plate in our most recent meeting, including placing the plate and sensors 
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against a spring system, a human analog, or a close to immobile surface. Since the spring system 
and the human analog will have some give when the bullet strikes and will prolong the time 
period our system will be recording over, we will assume the test setup where the plate is up 
against a solid surface because this will produce the greatest slope of voltage over time from our 
highest voltage sensor, the piezoelectric strips. 
  
To find an actual slew rate requirement, the time period the bullet exerts force on the sensors is 
also needed. For this, several assumptions are made in order to simulate a worst case scenario. 
First, it is assumed that the bullet will travel through a vacuum for maximum possible velocity, 
and that no friction occurs between any of the components so that the only forces opposing the 
bullet are the material's strength and the normal force of the test set-up. It is also assumed that 
the bullet will stop and expend its energy before passing by the sensors, which will result in the 
biggest spike in output voltage. Next, it is assumed that the bullet striking the plate is the highest 
caliber and velocity bullet used against a police officer out of the recorded statistics in the 
background research, the Remington .223 caliber round, traveling at its highest recorded speed of 
1140 m/s at 1524 J of kinetic energy. Finally, It is assumed the sensor used to record the force of 
impact is our selected piezoelectric device, Measurement Specialties' LDT0-028K series.  
Calculations are begun with finding out the speed of the setup in a vacuum after being hit by the 
bullet using the conservation of energy equation with the assumption that the test set-up will 
weigh 80kg: 
1
2݉ݒ
ଶ ൌ 	12݉ݒ
ଶ 
1524ܬ ൌ 	12 ∗ 80 ∗ ݒ
ଶ	
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ݒ ൌ 6.1725	݉/ݏ 
Using this information and the fact that the test plate is 6mm in width, the two remaining 
unknowns, the acceleration felt by the sensors and the time interval they accelerate for, can be 
found from the following kinematics equations: 
௙ܸ ൌ 	 ௜ܸ ൅ 	ܽݐ	
6.1725 ൌ 0 ൅ ܽݐ	
݀ ൌ ௜ܸݐ ൅	12 ܽݐ
ଶ	
0.006 ൌ 0 ൅ 12ܽݐ
ଶ	
 
Using substitution: 
ܽ ൌ 6.1725ݐ 	
0.006 ൌ 12 ∗ 6.172ݐ	
ݐ ൌ 1.944	݉ݏ	
ܽ ൌ 3174.98	݉/ݏଶ 
 Using these two values, the gain stage operational amplifier slew rate spec can be calculated: 
 Slew rate minimum = 25V/1.944ms = 12.86 mV/us 
 
5. FPGA System Requirements 
Clock speed is a critical factor for this FPGA application. Bullet impact detection is a time 
sensitive application and requires a high system clock speed. The bullet impact will be near 
instantaneous and the system will have to be able to respond/capture the data during that time. 
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the test plates are .6” thick  
the bullet will travel through the plate in 21.74 microseconds 
  
 Using the speed for a Barrett M82A2 (standard 12.7x99mm):  
the bullet travels at 3000ft/sec  
the test plates are .6” thick  
the bullet will travel through the plate in 16.67 microseconds  
This means that all of the data needs to be captured within 16.67-55.56 microseconds. Using 
high speed parallel analog to digital converters will aid in gathering a strong sample set of the 
impact. The Analog Devices (ADI) AR9220, the ADC chosen for this project, is a 10 MHz (10 
MSPS) ADC which has a 12 bit digital output.   
 
F. Basic System Block Diagram 
The original overall system design is shown on the next page as Image III.F.1. The sensors 
chosen were the piezoelectric film, and the signals being output from them will pass through a 
fractional gain stage which will reduce the signal down to the input range of the analog to digital 
converter. Each sensor has its own gain stage because multiplexing them into one ADC would 
require a higher sample rate. The analog to digital converters will sample the signal and pass the 
data along to the FPGA which will be responsible for writing the data to RAM, and then 
transmitting the data to a PC for post processing. The PC will process the data, and localize the 
impact.  
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IV. System Components 
The overall system design consists of several components such as the physical test stand, the 
FPGA logic controller, the custom designed add-on board, and triangulation calculations. These 
components work together to perform complete system functionality.  
 
A. Plate Test Stand 
In order to test the basic capabilities of the system, a prototype holder was designed. This holder 
needed to be able to hold a ballistic plate and its attached sensors in place while it was shot, and 
needed to last through repeated tests. Inspiration for this holder was drawn for various 
commercially available pistol targets.  
Since the plate is 8in or 20.3cm in both height and width, .6cm in thickness, and slightly angled 
in the center (shown in Image IV.A.1), the frame of the holder had to be at least its height, with 
an added thickness for the top section that would hold the plate from sliding out (shown in Image 
IV.A.2). The frame sits on a base plate that ensures stability and the falling mechanism was 
implemented with a simple hinge, but the system needed to be reset manually.  
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C - This piece is a 9 and 3/4 in by 2 and 3/4 in piece of wood serving as a base for the plate to 
rest on and as an attachment point for the hinges. The piece used in the test was 3/4 in. thick, 
although this particular value is not important to the functionality of the system and can be 
adjusted in future versions. 
The main failures of the holder occurred between the vertical pieces and the back plank, around 
the edges of the holder struck by fragments, and in the hinges. Three more holders were made in 
which these issues were addressed in the following ways: since pieces B came loose from the 
back plank, the nails present were replaced with screws and the pieces were also glues together; 
to prevent shrapnel from eventually digging clean through the wood of piece C, metal plates 
such as those on pieces B were added; stronger hinges were used in order to avoid them failing 
after repeated use. 
 
B. Piezoelectric Testing 
 
With the new plate holders finished, the testing of the piezoelectric sensors could begin. Before 
this test, it was now known if these sensors would work for this application at all, and if they did, 
what sort of voltage output would be generated. The test was performed on the ballistic plate in 
one of the new plate holders and a hammer as the source of impact. A single piezoelectric sensor 
was attached flat to the center of the back of the plate using adhesive tape, and several blows 
from the hammer were delivered over the center of the opposite side while the sensor output was 
recorded on an oscilloscope. The best result of the series is shown below in Image IV.B.1.  
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to logic high will generate data on the ‘data_in’ bus from the address provided. The truth table 
below highlights the control signals, and the combinations in which they must be asserted. 
 
Operation Control Signals 
 Clock Reset Sram_read Sram_write Address Data_out 
Reset XX 1 X X XXXX XXXX 
Read 50 Mhz  0 1 0 23 Bit valid XXXX 
Write 50 Mhz 0 0 1 23 Bit valid 16 Bit valid 
 
Table IV.F.1.1 – Control Logic 
 
2. The State-machine 
The memory controller is designed as simple state machine which has several states for each 
operation. Since the memory controller was designed with the Micron memory controller in 
mind, each operation consists of five states, and the controller expects a clock input of 50 
Megahertz. Therefore each state lasts 20 nanoseconds and each read or write cycle lasts for 100 
nanoseconds, well beyond the required threshold of an asynchronous read/write. The following 
state diagram highlights the states which the machine traverses through to perform a read or 
write.  
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RamAdv 0 0 0 0 0 1 0 0 0 0 0 
RamClk 0 0 0 0 0 1 0 0 0 0 0 
DataIn XX XX XX XX XX XX XX XX MemD
B 
XX XX 
MemAd
dr 
Vali
d 
Valid Valid Valid Vali
d 
XX Vali
d 
Vali
d 
Valid Vali
d 
Vali
d 
MemDB XX Outp
ut 
Outp
ut 
Outp
ut 
XX XX XX RA
M 
RAM RA
M 
RA
M 
 
Table IV.F.2.1 - Memory Controller State Output Table 
 
During the write cycle, the chip select, Ram upper/lower byte, Ram ADV, and clock signals are 
asserted low first, then 20 nanoseconds later the Memory Write signal is asserted low. And stays 
low for 60 nanoseconds after which it is asserted high, and the data on the memory data bus is 
latched by the memory device. The write cycle finishes when the chip select signal is asserted 
high. The read cycle is a simpler implementation because all of the signals are asserted low 
simultaneously along with the Memory Output Enable and then data is read in after the data on 
the memory data bus is valid. The time for the data to become valid is 20 nanoseconds, but to 
assure that the data is valid the controller waits 40 nanoseconds.  
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seemed to provide greatest control, and allowed time to setup the address and data. The 
following sequence of actions was used to test the RAM, and conclude that the controller is 
functional.  
1. Set address switches to 1h, generating address 000010h 
2. Set data switches to Ah, generating 000Ah.  
3. Press write button 
4. Set address switches to 2h, generating address 000020h 
5. Set data switches to Fh, generating 000Fh 
6. Press write button 
7. Set address switches to Fh, generating address 0000F0h 
8. Set data switches to Eh, generating 000Eh 
9. Press write button 
10. Set address switches to 1h, generating address 000010h 
11. Press read button 
12. Observe LEDs and match up LED pattern to Ah 
13. Set address switches to 2h, generating address 000020h 
14. Press read button 
15. Observe LEDs and match up LED pattern to Fh 
16. Set address switches to Fh, generating address 0000F0h 
17. Press read button 
18. Observe LEDs and match up LED pattern to Eh 
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The above sequence of tests proved conclusive because the data which was written to the 
addresses were read back and output on the LEDs. The tests all concluded that the memory 
device, as well as the controller is functional on the board.  
 
4. PicoBlaze Embedded Core 
The PicoBlaze is an 8-bit embedded microcontroller core for any FPGA which uses a minimal 
amount of logic cores. The PicoBlaze package consists of the core and UART controllers. There 
was no actual design work done on the core or the UART controllers and were implemented as 
is. All credit for the PicoBlaze design is attributed to the respective designers. The PicoBlaze is 
being used to control the memory interface and UART interface to read and transmit data to a PC 
from the on-board Micron RAM. The design work which was needed however was the port 
multiplexer which interfaces all of the components to function with the core. The following 
schematic shows the PicoBlaze and its interface to the remaining components.  
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04h 0 1 Data In (7 : 0) 
05h 0 1 Data In (15 : 8) 
06h 1 0 UART TX(7 : 0)  
0Ch 0 1 UART RX(7 : 0) 
09h 0 1 Trig_Address(7 :0) 
0Ah 0 1 Trig_Address(15:8) 
0Bh 0 1 Trig_Address(23:16) 
10h 0 1 Sram_read 
10h 1 0 Sram_write 
0Fh 1 0 Reset Port 
0Dh 1 0 General I/O 
12h 1 0 Write Port 
 
Table IV.F.4.1 - Port Mapping Table 
 
The port IDs were arbitrarily chosen, and there is no special meaning behind them. Due to the 8-
bit nature of the processor, the I/O port must use three separate ports and latch the values to their 
8 bit slots to generate the 24 bit address, and two ports each to latch the output data and the input 
data. The components also require read/write signals which are generated simultaneously on the 
same port ID for the UART components, however due to the nature of the memory controller the 
memory read and write are implemented on different ports. The data and addresses must be setup 
and be valid before a read or write operation can occur.  
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6. UART & Clock Divider 
The UART controllers included in the PicoBlaze kit are very simple to implement. They each 
have a 8 bit, 16 Byte FIFO buffers. In the transmitter, data is written to the buffer by the 
microcontroller and then transmitted each byte at a time. The transmitter component asserts a 
“buffer full” signal once the FIFO buffer fills up, and the processor must be stalled until a slot in 
the buffer opens for another byte to be written.  
The transmitter and receiver components function on a divided clock which must be calculated to 
match the desired baud rate.  The components require that the clock input be 16 times the desired 
baud rate. The clock is divided by a counter, and every time the counter reaches the calculated 
integer it outputs a clock high pulse to the components. The following calculations show how to 
calculate the integer needed. 
Desired baud rate: 38,400Hz 
ܾܽݑ݀௖௢௨௡௧ ൌ ܵݕݏݐ݁݉	ܥ݈݋ܿ݇16	ݔ	ܤܽݑ݀	ܴܽݐ݁ௗ௘௦௜௥௘ௗ ൌ
50ܯ݄ݖ
16	ݔ	38400ܪݖ ൌ 81.38		 
The value is required to be an integer and not a floating point value, therefore the nearest integer 
value of 81 is used. Therefore, the actual baud rate is:  
ܤܽݑ݀	ܴܽݐ ஺݁௖௧௨௔௟ ൌ ܵݕݏݐ݁݉	ܥ݈݋ܿ݇16	ݔ	ܤܽݑ݀஼௢௨௡௧ ൌ
50ܯ݄ݖ
16	ݔ	81 ൌ 38,580ܪݖ	 
The actual baud rate by using a baud count value of 81 is within 0.3% error and should not be of 
issue. Anything within 1% error will allow room for inaccurate clock rates and poor switching 
times on the antiquated RS232 protocol.  
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7. The Assembly Programming 
The program is a simple program consisting of three functions of which two are necessary for 
this application. The program’s goal is to read from memory using the memory interface, and 
then write to the UART transmit buffer. The program checks if the buffer is full before writing to 
the UART buffer, therefore it prevents the program from reading the memory faster than it can 
transmit. The program uses several registers. It uses three registers to store the 24 bit address, 
two registers to store the upper and lower byte of data, and a buffer register to check the UART 
buffer. The program will output an address before each read or write, and output the data before 
a write.  
 
 
Image IV.F.7.1 - PicoBlaze Program Flow Chart 
 
8. Read Function 
The purpose of the read function is to operate the memory interface controller and receive data 
from the RAM and store into a register. The function performs the following steps: 
Read from 
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1. Output 24 bit address to ports: address1_port, address2_port, address3_port 
2. Write to the read port initiating the read operation on the memory interface 
3. Read in the upper and lower bytes from memory 
4. Increment the address by 1 bit.  
Once the read is complete, the data is stored to two data registers and returns to the main 
program for the transmit function to perform the next step. 
 
9. Transmit Function 
The purpose of the transmit function is to write to the UART buffer after verifying that there is 
room for data to be written. The function performs the following steps: 
1. Check if the UART buffer is full by comparing the UART_BUFFER register and 01h. 
2. If it is full read the UART Buffer status until it is writeable, then write the lower byte 
3. Check the UART buffer again, and write upper byte if its writeable 
Once both the upper and lower bytes are written then the function returns to the main program 
and the loop is started all over again.  
 
10. Write Function 
The write function writes whatever data is present in the upper byte and lower byte registers. 
Therefore, data must be setup on those two registers before they are written to memory. The 
write function performs the following steps: 
1. Output address on address ports 
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The above test bench shows that there are five writes being performed, and then they are being 
“read” by five read cycles. Because the test bench is incapable of “reading” from RAM the data 
is not necessarily accurate, but provides foresight as to what to expect the physical device to do.  
In order to test the physical device data was written to memory using the write function, and then 
read back, as seen in the test bench above. The sequence which was written to memory was: 
Address Data 
000000h 5057h 
000002h 2049h 
000004h 5552h 
000006h 454Ch 
000008h 2053h 
 
Table IV.F.11.1 - Memory layout after write completed 
 
The data was then read back and transmitted to the computer the Nexys 2 board is connected to 
generating the following results: 
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1. Clock Multiplier 
The clock multiplier is designated as “CLOCK” on the system schematic. It implements the 
internal DCM of the Xilinx FPGA and multiplies the clock from 50 MHZ to 100 MHZ. There 
are several reasons why the clock multiplier must be implemented of which include its primary 
purpose of providing a clock for the numerous FIFO buffers as well as a clock for the clock 
divider. 
 
2. Clock Divider 
The clock divider, designated as “ClockWrite” on the above schematic, serves two functions. Its 
primary function is to provide a 10MHZ sample clock to the analog to digital converters. Its 
second purpose is to generate a write enable signal for the three FIFO buffers. The write enable 
signal is asserted high for 10 ns every 100 ns. There is a delay of 30 ns from when the 10 MHZ 
clock is asserted high to when the write enable signal because that is the minimum delay 
necessary for the ADCs to process and generate new sample data. 
 
3. Address Counter 
The address counter is a simple 23 bit counter which is incremented every time the state 
controller reaches state four. Once it reaches its max value it will clear itself and start counting 
over again. The address counter is crucial to the system as it determines where the data will be 
written. Typically every time the read counter on the state controller FIFO buffer is incremented 
so is the address on the address counter. 
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4. FIFO Buffer 
The FIFO buffers serve a very important purpose, as they allow the system to generate a queue 
of incoming data to write to RAM. Due to the constrains of an asynchronous write to RAM, the 
data being input will be at a much higher rate than the data being written. Therefore, the queue is 
necessary in order to prevent any data from being lost during the write process. A queue data 
structure (FIFO) is fairly simple, the data which entered the system first must be read first, and 
the data which has entered the system last will be read last. 
The FIFO buffer was generated using the IPCore generator and utilizes the internal BRAM on 
the FPGA. It has a fairly simple operation, as it requires a 100 MHZ clock, a write, a read, and 
valid data to be written. When the write signal is asserted high, the data is latched into the buffer 
at the bottom of the stack. When the read signal is asserted high the data at the top of the stack 
will be read. The table below shows the operation of the FIFO buffer. 
Data In Write Read Read Pointer Write Pointer Data out 
Valid 1 0 RP<= RP WP <= WP+1 DATA[RP] 
Valid 0 1 RP<= RP+1 WP <= WP DATA[RP] 
 
Table IV.G.4.1 - FIFO Buffer Truth table 
 
The buffer when reset has both of its read and write pointers pointing to the top of the stack, and 
when a write signal is asserted it will write to the stack and increment the pointer to the next spot 
on the stack. It will also read from the stack and increment the read pointer when a read signal is 
asserted. When the read pointer and write pointer are equal to each other, the buffer is empty, 
and when the write pointer is equal to read pointer minus one spot the buffer is full. 
 
  
5. Contro
The purp
appendin
data into
FIFO buf
to the bu
buffer aft
control m
 
The cont
the excep
data from
is not wr
l Multiplexe
ose of the 
g the ADC 
 RAM. The
fers. When 
ffer inside th
er it has rea
ultiplexer. 
rol multiplex
tion of the 
 a respectiv
iting data to 
 [2011]   [IN
r 
control mu
number, and
 multiplexe
the data bec
e state cont
d the previo
Image IV.G.
er traverses
transition fr
e ADC buff
the state con
TELLIGENT 
Worcester P
ltiplexer is
 writing the
r remains in
omes availa
roller compo
us value. Th
5.1 - State Di
 through fou
om state on
er, and writ
troller whe
TACTICAL V
olytechnic In
 to control 
 data to stat
 idle mode
ble, it begin
nent. The c
e state diagr
agram for the
r states, an
e to state tw
es to the stat
n there is no
EST] 
stitute | IV. 
reading fro
e_controller
 until there 
s to read fr
ontroller wi
am below s
 Control Mu
d changes st
o. In each 
e controller
thing to wri
System Comp
m the thre
 which in tu
is data pre
om each bu
ll assert a re
hows the fu
ltiplexer 
ates at each
state the mu
. It has an id
te. 
onents  63
e FIFO bu
rn will writ
sent in the 
ffer and wri
ad signal to
nctionality o
 
 clock cycle
ltiplexer ou
le state so t
 
ffers, 
e the 
ADC 
tes it 
 each 
f the 
 with 
tputs 
hat it 
  
6. State C
The state
state mac
mode. O
roughly 1
signal to 
The state
in state o
half_full(
two it wi
that reall
machine 
ontroller 
 controller i
hine reads f
therwise, if 
/4th of the b
the buffer.  
 machine re
ne the buff
programme
ll continuou
y does not 
will allow t
 [2011]   [IN
s a combina
rom the FIF
it is not trig
uffer size it
The state dia
Image 
mains in sta
er is filling
d full) signa
sly read from
fit in the t
he buffer to
TELLIGENT 
Worcester P
tion of two 
O buffer an
gered, and 
 will increm
gram below
IV.G.6.1 - St
te one while
 up. When 
l and sets th
 the top of
ime frame 
 fill past th
TACTICAL V
olytechnic In
components
d writes it to
the buffer h
ent the read
 shows the 
ate Controlle
 it is waiting
the buffer b
e system to
 the buffer a
that is need
e programm
EST] 
stitute | IV. 
, a FIFO bu
 SRAM wh
as filled up
 pointer of t
functionality
r State Diagra
 for the sys
ecomes 1/4
 state two. W
nd discard t
ed. Once t
ed full poi
System Comp
ffer and a st
en the syste
 to the 2 K
he buffer by
 of the cont
m 
tem to trigg
th full the 
hen the sy
he data beca
he system t
nt and conti
onents  64
ate machine
m is in trigg
b mark whi
 asserting a
roller. 
 
er, and whil
FIFO assert
stem enters
use it is old
riggers the 
nuously wr
 
. The 
ered 
ch is 
 read 
e it is 
s the 
 state 
 data 
state 
ite to 
 [2011]   [INTELLIGENT TACTICAL VEST] 
 
Worcester Polytechnic Institute | IV. System Components  65 
 
RAM and read from the buffer as the memory interface becomes available to perform an 
operation. The “ram_ready” signal is crucial to the system operation, if the memory interface 
controller fails to become available the whole system will freeze and there will no longer be any 
data written to the RAM. Once the system reaches state four it will also assert an “increment” 
signal so that the address counter increments and the next piece of data is written to the next 
address in RAM. 
 
7. Trigger Controller 
The purpose of the trigger controller is to initiate the write to RAM. The system will trigger once 
the most significant bit of one of the three ADCs has a high output, representing that something 
strong enough has impacted the plate to begin recording of the data which is present in the buffer 
to RAM. The trigger will output two signals, a “Trigger” and “Ready” signal. When the 
“Trigger” signal is asserted high it will send the picoblaze into a loop assuring that it does not 
perform any operations on the memory controller or execute any further instructions, as well as 
take full control of the memory interface. The “ready “ signal will assert high once it triggers and 
enable the State controller which will begin asserting signals to the memory interface to write the 
data which is on the data bus to the address on the address bus. 
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designated point and it is removing unwanted samples. It is also outputting the 10 Mhz clock 
which will be routed to the sample clocks on the ADCs. 
It can be concluded that the data input controller is working as intended because of these reasons: 
 Address and Data are being simultaneously incremented 
 Trigger address is being set to the last known address, so the picoblaze will begin reading 
from that address. 
 It switches into triggered mode when DataIn(11) reaches high 
 It is removing unwanted data at the designated mark 
 It begins asserting the proper signals to SRAM once it triggers 
 
 
 
H. Printed Circuit Board Design 
In order to bring the schematic design to a physical implementation, a PCB was created. In a 
PCB there are many things that must be taken into account, from user specifications, part 
restrictions as well as manufacturing limitations. 
 
1. Definitions 
To effectively utilize the Ultiboard program, there are a few technical words that should be 
defined to facilitate the creation of any PCB. These are: 
 
 [2011]   [INTELLIGENT TACTICAL VEST] 
 
Worcester Polytechnic Institute | IV. System Components  69 
 
Via -  a conductive hole that connects two layers of a PCB. By manufacturer design these holes 
are automatically given solder pads on each side.    
Solder mask -  a lacquer-like layer of polymer that resist solder which decreases the chances of 
stray solder, that could cause shorts in the PCB.  
Solder silkscreen -  a physical dawning that is used to assure that the component is placed in 
the correct orientation. 
Board outline - an outline of outer limits of the PCB. 
 
2. Custom Parts 
There are several integral components that must be placed on the PCB. In order to place these 
components solder pads must be created of each unique part package. In order to create these 
custom part outlines the Ultiboard part wizard was used. This wizard has features that can 
determine the technology, package type, package dimensions, 3d color settings, pad type and 
dimensions, number of pins and pad numbering. The combination of the Ultiboard wizard and 
the mechanical information found in the particular component datasheet is enough to create 
solder pads for any component. Below are examples of all of the types of components used and 
their corresponding solder pad. The wizard is the most useful method of creating a custom solder 
pad but it's not the only way. If the component is not found in the Ultiboard databases, the user 
must create the component manually. This was the case for the 100-pin FX-2 Hirose connector, 
which was used to attach the PCB and the Xilinx board together. In order to properly fit the 100-
pin connector, the X and Y coordinate for each pin was calculated and recorded. With the 
coordinate of each pin found, a "via" was placed in the corresponding coordinate. With the via's 
in place the custom component need to attached to the traces on the Top Copper layer.         
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I. Localization Calculations 
The data from multiple sensors is useless by itself and needs to be analyzed. Since the main 
remaining goal of the project was to identify the location of an impact on the plate, data analysis 
was focused on this. All attempts to find a way to calculate the exact position of an impact on the 
ballistic plate from the information given by three sensors stemmed from the following basic 
trilateration equations: 
R1 = sqrt( (x-x1)2 + (y-y1)2 ) 
R2 = sqrt( (x-x2)2 + (y-y2)2 ) 
R3 = sqrt( (x-x3)2 + (y-y3)2 ) 
where R1, R2, and R3 are the radii from the impact point to each of the three sensors, x1, y1, x2, 
y2, x3, and y3 are the locations of the sensors, and x and y are the coordinates of the impact 
point that need to be solved for. 
The original attempt to solve this problem started by assigning each sensor a position based on 
known dimensions, that is, sensor 1 was located in the top left of the plate, making x1, y1 equal 
to 0, h, where h is the height of the plate, sensor two was located in the top right of the plate, 
making x2, y2 equal to w, h, where w is the width of the plate, and sensor 3 was located in the 
middle of the bottom of the plate, making x3, y3 equal to w/2, 0. Afterwards, x and y can be 
solved for using the three resulting equations and result in: 
x = ( R12 - R22 + w2)/2w 
y = (2R32 + R22 - R12 + 2h2 + 3/2w2)/4h 
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This method runs into a couple of issues, however. The first stems from the fact that R1, R2, and 
R3 cannot be directly measured. They are each formed by the measured arrival time of the signal 
to a sensor minus the impact time over the speed of the wave through the plate, and while the 
speed of the wave can be measured, the impact time is another unknown that must be solved for. 
Additionally, there might be some error in the arrival times, which this method does not account 
for. 
Due to these issues, the next attempt to solve for x and y used matrices to go through guesses for 
the radii compared to their actual values in a somewhat standard approach to trilateration. This 
method started off by adding the additional condition to the original radius equation of each 
radius being equal to the velocity of the impact wave through the plate multiplied by the 
difference between the time of recording the wave of each sensor, t1, t2, and t3, and the 
unknown time of impact t0. This addition is valid because both the original equations and the 
added condition are valid ways of calculating a radius between the two points. The appended 
equations are as follows: 
R1 = sqrt( (x-x1)2 + (y-y1)2 ) = v*(t1-t0) 
R2 = sqrt( (x-x2)2 + (y-y2)2 ) = v*(t2-t0) 
R3 = sqrt( (x-x3)2 + (y-y3)2 ) = v*(t3-t0) 
The next step was to take the Taylor Series transforms of R1, R2, and R3 about an estimation 
point xe, ye in order to make the equations more matrix friendly and to incorporate the 
estimation point for use in the iterative process of this method. The first two terms of the 
transforms about xe, ye are: 
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R1 = sqrt( (xe-x1) 2 + (ye-y1) 2) + (xe-x)*(xe-x1)/R1 + (ye-y)*(ye-y1)/R1 
R2 = sqrt( (xe-x2) 2 + (ye-y2) 2) + (xe-x)*(xe-x2)/R2 + (ye-y)*(ye-y2)/R2 
R3 = sqrt( (xe-x3) 2 + (ye-y3) 2) + (xe-x)*(xe-x3)/R3 + (ye-y)*(ye-y3)/R3 
Since these are Taylor Series transforms, these equations are still equal to the velocity multiplied 
by the time difference discussed earlier, and the terms xe-x and ye-y are the error terms Δx and 
Δy that will be solved for. However, that means they still contain the unknown t0, but that term 
can be canceled out by subtracting R3 from R1 and R2 from R1 as follows: 
R1 – R2 = v*(t1-t2) + sqrt( (xe-x2) 2 + (ye-y2) 2) - sqrt( (xe-x1) 2 + (ye-y1) 2) =  
= Δx*((xe-x1)/R1 – (xe-y2)/R2) + Δy*((ye-y1)/R1 – (ye-y2)/R2) 
R1 – R3 = v*(t1-t3) + sqrt( (xe-x3) 2 + (ye-y3) 2) - sqrt( (xe-x1) 2 + (ye-y1) 2) =  
= Δx*((xe-x1)/R1 – (xe-y3)/R3) + Δy*((ye-y1)/R1 – (ye-y3)/R3) 
These equations can finally be put in matrix form as such: 
[v*(t1-t2) + a   v*(t1-t3) + b] = [Δx   Δy]A 
Where: 
a = sqrt( (xe-x2) 2 + (ye-y2) 2) - sqrt( (xe-x1) 2 + (ye-y1) 2) 
b = sqrt( (xe-x3) 2 + (ye-y3) 2) - sqrt( (xe-x1) 2 + (ye-y1) 2) 
And A is a 2 by 2 matrix with terms: 
A1 = (xe-x1)/R1 – (xe-y2)/R2 
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A2 = (xe-x1)/R1 – (xe-y3)/R3 
A3 = (ye-y1)/R1 – (ye-y2)/R2 
A4 = (ye-y1)/R1 – (ye-y3)/R3 
The central idea behind this method is that an iterative process will result in a very good 
approximation of the impact position by choosing an estimation point arbitrarily, inserting it into 
the above matrix and solving for the error terms every iteration:  
[Δx   Δy] = [v*(t1-t2) + a   v*(t1-t3) + b] / A 
Then, the resulting error terms of one iteration are used to calculate a new estimation point which 
is used in the next iteration. After a few iterations, as few as three or four, the resulting error 
terms should be small enough to consider the next calculated estimation point the actual x, y. 
These calculations were simulated in MATLAB using simulated dimensions and specifications, 
and the code for them is available in Appendix II.  
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Following the first test, a more realistic set-up was attempted. The sensors were directly attached 
to the 8in by 6in ballistic plate, which was then inserted into its holder. With the entire system 
assembled, the plate was struck several times using a hammer. The hammer blows were expected 
to produce a large enough signal from the piezoelectric sensors to trigger the ADCs and begin 
the recording process. However, the system only recorded the “at rest” signal from the sensors, 
indicating that the trigger was a false positive or that the voltage was high enough to trigger 
temporarily, but that the waveform died down before the recording process began. The possible 
problem could be in a few places, but the issue most likely lies with the system not reacting fast 
enough to the sensory input chosen. 
Since the hammer test did not yield usable results, the localization calculations could not be 
tested with actual data. They were, however, tested using dummy data through the MATLAB 
code provided in Appendix II. The code tests if the method works for two points, 10, 5, and 7, 2, 
on an imaginary plate 12 by 12 units in area. The code proves that the method is a valid one, with 
a possible result within ~10% of actual being achieved within three to four iterations. 
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APPENDIX I 
 
Objective: 
Create a memory controller to input data from ADCs and store the data in the onboard PSRAM for future 
analysis. 
 
 
Approach: 
To create a PSRAM memory controller, the following sub-components had to be constructed: 
 Digital Clock  Manager 
 Memory Interface 
◦ BCR Write 
◦ BCR Read 
◦ SRAM Write 
◦ SRAM Read 
◦ Burst Write 
◦ Burst Read 
 ADC Simulator 
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 sram_write - An input from a button on the Nexys2 board to start the asynchronous write state 
machine 
 bcr_read - An input from a button on the Nexys2 board to start the bcr asynchronous read state 
machine 
 bcr_write - An input from a button on the Nexys2 board to start the bcr asynchronous write state 
machine 
 waits – An input from memory asserted when it is refreshing 
 burst_switch – A input from a switch on the Nexys2 board to start the burst write state machine 
 ces_reg – An input from the ADC simulator telling it that the buffers have started to fill up 
 address(22:0) – an address input to dictate where to start an asynchronous read or write, as well as 
a synchronous read or write 
 data_out(7:0) – An input from the switches on the Nexys2 board to dictate what to write in 
asynchronous mode 
 data_input(15:0) – Data input from the ADC simulator 
Outputs” 
 Memory Control Logic - bcr_loaded, RamCS, FlashCS, MemWR, MemOE, RamUB, RamLB, 
RamCRE, RamADV, RamClk 
 Data_in(15:0) – Data output read by sream_controller2 
 Ledout(2:0) – Diagnostic LED output 
 MemAdr(22:0) – 23-bit memory address bus 
 MemDB(15:0) – 16-bit memory data bus 
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Process: 
The following is the process for the complete burst write to memory: 
 BCR Write 
 Toggle Burst_Switch 
 Fill internal buffers with input from ADCs 
 Burst write information from buffers to memory 
 Asynchronously read back the information stored into memory 
 
The first step in this process is to use the configuration register to configure the BCR. The BCR is 
configured by applying the desired binary sequence on the 23-bit address line and then doing an 
asynchronous write with the CRE pin high. This process will overwrite the BCR, RCR, or DIDR 
depending on what address bits 18 and 19 are set to. The following attributes were chosen to configure 
the BCR: 
 Select BCR register 
 Synchronous mode 
 Fixed latency 
 Latency code 3 
 Wait active low 
 Wait asserted during delay  
 Full drive strength 
 No wrap 
 Continuous burst mode 
By selecting all of these options, the address needed to be set to “00010000101100000001111”. Selecting 
the BCR register, and synchronous mode sets the memory to be ready for a burst write or a burst read. 
The latency mode and the latency code are used instead of monitoring the wait pin back from memory. 
Using fixed latency, the data will start writing after a desired amount of clock cycles from the CE and he 
ADV pin going low. A fixed latency has been chosen over a variable latency for the same reason, 
avoiding the monitoring of the wait pin. Wait is active low which means that just before it starts writing 
data to memory the wait pin will be asserted low for 3 clock cycles before writing data. Full drive strength 
was chosen because power is not as issue in this problem. No wrap was selected because it is the way the 
end of the row writing was designed. Continuous burst mode was chosen to get the data out of the buffers 
as fast as possible, in continuous burst mode data is written until the end of the row of memory (up to 128 
words). 
 
The second step is simply waiting for an external switch to be set so that the buffers could start filling up. 
The third step is then to fill up two internal buffers with data from the ADCs, these buffers are the size of 
128 words so that it can write an entire row into memory. While an individual buffer was being dumped 
into memory, a second buffer is storing information from the ADCs so that data is not lost, and then when 
that second buffer fills up it is dumped into memory while the first starts to fill again. The burst write 
process is identified in figure 1.1 and shows which signals to toggle at which times. Once the data is 
 [2011]   [INTELLIGENT TACTICAL VEST] 
 
Worcester Polytechnic Institute | APPENDIX I  101 
 
written into memory, an asynchronous read can then be done to verify the contents of a specific memory 
address. 
 
Project Issues Using Burst Write: 
 
Due to a lack of time, burst write is not implemented in our final design. Our final design includes an 
asynchronous system and several fifo buffers. The system was able to write synchronously to memory but 
when the data was read back it did not match expected results. There were several issues that needed to be 
focused on. The largest issue that needed attention was the possibility of failure implementing fixed 
latency and specifying a latency code instead of using variable latency and monitoring the wait signal. 
Verifying the correct synthesis of the ADC simulator and making sure that the data was input at the 
correct times into the memory interface was also an important debugging step that we did not have time to 
complete. 
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APPENDIX II 
 
%MQP Trilateration Simulation 
  
%For the purposes of this simulation, we assume a plate 12cm by 12cm will  
%be used. On it, there are three sensors at locations (1,11), (11,11), and  
%(6,1), that are capable of detecting the exact time at which a wave  
%travelling from an impact point strikes them. The time of impact, t0, is  
%unknown; therefore each sensor n, where n=1, 2 or 3, can only detect times  
%tn-t0. 
  
%We also assume the speed of said wave in this plate is 10000 cm/s and that 
%the impact happens at point (10,5). This value is never used in the 
%simulation calculations but must be solved for, and is only used to  
%calculate the results that the sensors would generate: 
  
%v = 10000 
  
%R1 = sqrt(9^2 + 6^2) = 10.817 
%R2 = sqrt(1^2 + 6^2) = 6.083 
%R3 = sqrt(4^2 + 4^2) = 5.657 
  
%t1-t0 = 10.817/v = .0010817 = 1.082 ms 
%t2-t0 = 6.083/v = .0006083 = .608 ms 
%t3-t0 = 5.657/v = .0005657 = .566 ms 
  
%Assuming impact happens at some time t0=5ms, the sensors would return the 
%following data: 
  
%s1 - 6.082ms 
%s2 - 5.608ms 
%s3 - 5.566ms 
  
%Other than the predetermined locations of the sensors, this is the only 
%information the below simulation can use to find the impact point. 
  
  
%Defining sensor locations 
  
global x1 x2 x3 y1 y2 y3 
  
x1 = 1 
y1 = 11 
  
x2 = 11 
y2 = 11 
  
x3 = 6 
y3 = 1 
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%Defining sensor results and speed of wave 
  
global t1 t2 t3 v 
  
t1 = .006082 
t2 = .005608 
t3 = .005566 
  
v = 10000 
  
  
%Selecting the original estimation point in the center of the plate 
  
global xe1 ye1 
  
xe1 = 6 
ye1 = 6 
  
  
%Start of first iteration 
  
global R1 R2 R3 dx1 dy1 
  
R11 = sqrt(((xe1-x1)^2)+((ye1-y1)^2)) 
R21 = sqrt(((xe1-x2)^2)+((ye1-y2)^2)) 
R31 = sqrt(((xe1-x3)^2)+((ye1-y3)^2)) 
  
T1 = [0 0] 
T1(1) = (v*(t1-t2))+sqrt(((xe1-x2)^2)+((ye1-y2)^2))-sqrt(((xe1-x1)^2)+((ye1-y1)^2)) 
T1(2) = (v*(t1-t3))+sqrt(((xe1-x3)^2)+((ye1-y3)^2))-sqrt(((xe1-x1)^2)+((ye1-y1)^2)) 
  
A1 = [ 0 0; 0 0] 
A1(1) = (((xe1-x1)/R11)-((xe1-x2)/R21)) 
A1(2) = (((xe1-x1)/R11)-((xe1-x3)/R31)) 
A1(3) = (((ye1-y1)/R11)-((ye1-y2)/R21)) 
A1(4) = (((ye1-y1)/R11)-((ye1-y3)/R31)) 
  
E1 = [0 0] 
  
B1 = inv(A1) 
  
E1 = T1*B1 
  
dx1 = E1(1) 
dy1 = E1(2) 
  
  
%Start of second iteration 
  
global xe2 ye2 dx2 dy2 
  
xe2 = xe1 + dx1 
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ye2 = ye1 + dy1 
  
R12 = sqrt(((xe2-x1)^2)+((ye2-y1)^2)) 
R22 = sqrt(((xe2-x2)^2)+((ye2-y2)^2)) 
R32 = sqrt(((xe2-x3)^2)+((ye2-y3)^2)) 
  
T2 = [0 0] 
T2(1) = (v*(t1-t2))+sqrt(((xe2-x2)^2)+((ye2-y2)^2))-sqrt(((xe2-x1)^2)+((ye2-y1)^2)) 
T2(2) = (v*(t1-t3))+sqrt(((xe2-x3)^2)+((ye2-y3)^2))-sqrt(((xe2-x1)^2)+((ye2-y1)^2)) 
  
A2 = [ 0 0; 0 0] 
A2(1) = (((xe2-x1)/R12)-((xe2-x2)/R22)) 
A2(2) = (((xe2-x1)/R12)-((xe2-x3)/R32)) 
A2(3) = (((ye2-y1)/R12)-((ye2-y2)/R22)) 
A2(4) = (((ye2-y1)/R12)-((ye2-y3)/R32)) 
  
E2 = [0 0] 
  
B2 = inv(A2) 
  
E2 = T2*B2 
  
dx2 = E2(1) 
dy2 = E2(2) 
  
  
%Start of third iteration 
  
global xe3 ye3 dx3 dy3 
  
xe3 = xe2 + dx2 
ye3 = ye2 + dy2 
  
R13 = sqrt(((xe3-x1)^2)+((ye3-y1)^2)) 
R23 = sqrt(((xe3-x2)^2)+((ye3-y2)^2)) 
R33 = sqrt(((xe3-x3)^2)+((ye3-y3)^2)) 
  
T3 = [0 0] 
T3(1) = (v*(t1-t2))+sqrt(((xe3-x2)^2)+((ye3-y2)^2))-sqrt(((xe3-x1)^2)+((ye3-y1)^2)) 
T3(2) = (v*(t1-t3))+sqrt(((xe3-x3)^2)+((ye3-y3)^2))-sqrt(((xe3-x1)^2)+((ye3-y1)^2)) 
  
A3 = [ 0 0; 0 0] 
A3(1) = (((xe3-x1)/R13)-((xe3-x2)/R23)) 
A3(2) = (((xe3-x1)/R13)-((xe3-x3)/R33)) 
A3(3) = (((ye3-y1)/R13)-((ye3-y2)/R23)) 
A3(4) = (((ye3-y1)/R13)-((ye3-y3)/R33)) 
  
E3 = [0 0] 
  
B3 = inv(A3) 
  
E3 = T3*B3 
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dx3 = E3(1) 
dy3 = E3(2) 
  
  
%Start of fourth iteration 
  
global xe4 ye4 dx4 dy4 
  
xe4 = xe3 + dx3 
ye4 = ye3 + dx3 
  
R14 = sqrt(((xe4-x1)^2)+((ye4-y1)^2)) 
R24 = sqrt(((xe4-x2)^2)+((ye4-y2)^2)) 
R34 = sqrt(((xe4-x3)^2)+((ye4-y3)^2)) 
  
T4 = [0 0] 
T4(1) = (v*(t1-t2))+sqrt(((xe4-x2)^2)+((ye4-y2)^2))-sqrt(((xe4-x1)^2)+((ye4-y1)^2)) 
T4(2) = (v*(t1-t3))+sqrt(((xe4-x3)^2)+((ye4-y3)^2))-sqrt(((xe4-x1)^2)+((ye4-y1)^2)) 
  
A4 = [ 0 0; 0 0] 
A4(1) = (((xe4-x1)/R14)-((xe4-x2)/R24)) 
A4(2) = (((xe4-x1)/R14)-((xe4-x3)/R34)) 
A4(3) = (((ye4-y1)/R14)-((ye4-y2)/R24)) 
A4(4) = (((ye4-y1)/R14)-((ye4-y3)/R34)) 
  
E4 = [0 0] 
  
B4 = inv(A4) 
  
E4 = T4*B4 
  
dx4 = E4(1) 
dy4 = E4(2) 
  
  
  
  
  
  
   
  
  
 
 
